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UV Curable Urethane Encapsulant
for Ceramic Chip Carriers
James W. Wilson

Abstract- A new acrylated urethane encapsulant has been
formulated for use on ceramic chip carriers. This encapsulant has
been implemented on pin grid array (PGA) ceramic carriers and
on peripheral leaded surface mount (SMT) ceramic carriers for
IBM's C4 chips. The encapsulant is a UV curable material and is
used to cover the thin-film circuitry on the ceramic carrier. The
encapsulant offers a low-cost alternative to the metal caps that
were used on the pin grid array ceramic carriers or to the ceramic
cap that was used on the peripheral leaded surface mount carrier.
UV curing was chosen as the preferred curing process in order
to improve the manufacturing process flow. Many thermally
cured materials are used in chip packaging. This thermal curing
usually means racking of parts and curing for several hours. As
the number of thermally cured materials increases, so does the
number of different cure temperaturesltime profiles. This drives
the need for more and more ovens and increases the risk of
improper cure if the wrong oven is used.
Many encapsulants were evaluated in an effort to find materials
that would not crack or delaminate during temperature cycling
of the package. The common approach of finding an encapsulant
with a thermal expansion coefficient (CTE) closely matched to the
other package materials was not successful. Another less common
approach, i.e., using a soft pliable material, proved to be more
successful. The present encapsulation formulation has an elastic
modulus of less than 10 Kpsi and even though the CTE is very
different than the other materials, cracking and delamination
do not occur during temperature cycling. The modulus of the
material is low enough that the stresses that are generated as a
result of the CTE mismatch are not propagated.
The packages used with this encapsulant all employ IJ3M's C4
chips. The C4 joints to the ceramic carrier are strengthened with
a silica-filled epoxy encapsulant. The new U V curable urethane
encapsulant is used to protect the remaining exposed circuitry
from mechanical and environmental damage. The urethane encapsulant covers everything from the chip edge to the outer edge
of the package. The backside of the chip is intentionally left
uncovered.
The bare, back side of the chip is flat and parallel to the ceramic
carrier and to the clip feet on the SMT package. The flat surface
provides a good place for pick and place operations of the card
assembly process.
The exposed chip surface also provides a means to remove
heat from the chip directly. In the capped packages, if thermal
enhancement was needed a filled grease was placed between the
chip back side and the inside surface of the cap to provide the
thermal path to the outside of the package. A heatsink could be
bonded to the outside surface of the cap. The package with this
new encapsulant leaves the backside of the chip exposed. When
thermal enhancement is needed the heatsink is bonded directly to
the chip. Significant improvement in internal thermal resistance
is realized with this design.
Manuscript received February 1994; revised July 12, 1994. This paper was
presented at the 44th Electronic Components and Technology Conference,
Washington, DC, May 1-4, 1994.
The author is with IBM Microelectronics, Endicott, NY 13760 USA.
IEEE Log Number 9405919.

I. INTRODUCTION

I

BM'S low-end PGA packages for C4 bonded chips have
been the metallized ceramic (MC) package [ 11 and the metallized ceramic polyimide (MCP) package 121. The thermally
enhanced version of both these packages uses an aluminum
cap to protect the contents of the package. This aluminum
cap is quite expensive. The tight tolerances necessary for the
thermal cap require a machined cap, as opposed to a simple
stamped aluminum cap. While the capped versions of MC
and MCP modules have been extremely reliable packages for
many years, and continue to be, increasing cost competition
led us to investigate alternative means to protect the package
and contents from mechanical and environmental damage.
Product cost was the primary driving factor in the development of this new encapsulant. Obviously, the material itself
needed to be inexpensive in order to reduce the package cost.
In addition, the processes used to apply and cure the new
encapsulant must be simple, i.e., utilize as few process steps
as possible, and not require purchase of costly new tooling
or equipment. UV curable materials were emphasized since
the curing process is very rapid compared to the thermally
cured materials that are commonly used. Typical curing times
for UV curing are a few seconds compared to hours for
thermally cured materials. The rapid cure of the UV process
leads to simple, small tools for the manufacturing floor. A
small, conveyorized UV expose tool can curc thousands of
parts per day. Thermal curing for several hours requires many
batch ovens. While the cost of an oven is generally not too
high, many ovens are costly and occupy much floor space.
The metal and ceramic caps previously used on the PGA and
SMT [31 packages provided environmental and mechanical
protection to the chip and the thin film circuitry on the
surface of the ceramic carrier. Any new encapsulant must
provide the same or better protection. For IBM computer
applications the normal qualification stress tests include ship
shock, 10 thermal cycles from -40°C to 60°C; accelerated
thermal cycling, 3000 thennal cycles from 0°C to 100°C;
corrosion/migration stressing; lo00 h at 50°C/80% relative
humidity/l5 V bias; thermal aging, 1000 h at 125°C; and
torque, shock, and vibration stressing to ensure that product
application requirements are met.
Some other design features of the capped packages had to be
preserved with any new encapsulants. The previous packages
were marked with ink or laser scribing on the top surface of the
cap. Encapsulated packages must also be marked on the top
surface so the module can be identified. A marking material
that could be applied to the surface of the encapsulant had
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TABLE I
STRESSCONDITIONS
USEDTO ENSURE
PRODUCT RELIABILITY

Precondition
10 cycles, -40°C to 6SoC, 1 cycle per hour
Acceleratd Thermal Cycling
Pi ecoiidition & nOOO cycles, O°C to 100°C, 3 cycles per hour
The" -%ge
.Precoridition& 1000 hours at 125'C
(lard Torque
Precondition & 25 cycles of 3.8' r o t a t i o i i on long card x i s
Vibration and Shock
Operational vibration - Precon ti 0.6'kfC-500Hz, 3 axes, 30 min per axis
Shipping vibration - Precon & 0.66t$2-200 Hz, 3 axes, 15 min per axis
Sliippiiig diock - 100W3 ms li2 siiie sliock plse, 10 shocks, 2 3scs
Extended shock - same as slrippirigslicdc. 4 0 shocks, 2 axes
Fragility test - 175Ci3 ms 1/2 sine piilsc, 10 shocks, 2 axes
( 'urrosiowlMigration
Precondition & 1000 hours at 5(I0C, 80% KH,15 volts bias
TABLE I1
STRESS TESI'ING
RESLLTS
FOR THI: 40 "c4 FLATPACK
MODULES
WITH THE NEWURETl4I:NE ENCAPSULANT.
(1) 200 mcl
CRITERI Z APPLIES
TO PACKAGES WITH TOTALRESISTANCE
OF 1 f ) , (2) HS WERE MODULES
WITH A HEATSINK
ATTACHED.

AT(' (2051 cyc)

81

200 mohm or 10% increase (')

No fails

ATC (2051 CVC)

80 HS (2)

sane

No &Is

same

('ard Torque

100
16

No Eiils
No hiis
No f i l s
No fails
No fils
No flails
No -fitils.
~

sane
same

12 HS (2)

name
28 HS (*)

-

1megdim

'I:RAMIC

ILBSTRATE

Fig. I. Ceramic quad flat pack with heat sink.

to be available or developed, arid this marking material must
meet the permanence requirements. The encapsulant must also
be able to withstand the marking process and provide sufficient
protection to the underlying circuitry.
In the era of ever-increasing chip power, the need for
thermal enhancement of the package is always a concern. The

.

_

capped modules provided for good thermal performance with a
heatsink attached to the outer surface of the cap. The thermal
path in the capped modules is quite tortuous, however. The
heat generated in the chip must travel through four interfaces
(chip/grease, greasehip, caphdhesive, and adhesiveheatsink)
as well as the materials themselves (grease, cap, adhesive,
and heatsink). With an encapsulant that surrounds the chip
but does not cover it. much better thermal performance was
anticipated. Two interfaces and two materials are eliminated
from the thermal path. Obviously, the heatsink must be firmly
attached to the chip backside if the package is to be robust
and withstand the rigors of handling, transport, and normal
operation. A suitable thermal adhesive needed to be found that
met the mechanical and thermal requirements. The adhesive
must also be compatible with the new encapsulant since these
two materials would likely be in direct contact at the chip
edges.
Handling of the module is also quite important, especially
for the SMT packages that are picked and placed robotically
and for which flatness and parallelism of the peripheral leads
is critical. Since the chips in these packages are all C4 bonded
to the ceramic carrier. it was anticipated that the back side of
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TABLE 111
INTERNAL RESISTANCE
OF MODULES;STRESS TESTING To ENSURE
THE STABILITY OF THE ADHESIVE
BOND OF
THE HEATSINK
TO THE PACKAGE.
CELLSA AND B ARE 40 m m MODULES;CELLC IS A 24 mm PACKAGE.

<!ell

. .-

Qwmtity

Thermal resistance (*C/W)
ATC
Vlbrntjon
T i e Pre
488 cyc
Shock
Zero condition

A

21

0.74

0.77

ii

16

0.75

0.75

il '14

3.1

3.1

3.3

121I2

-

0.80

A TC
1550 cyc

0.76

I

TABLE N

_-

24 mm '4 Flatpack Modnle, 4.7 mm chip, 1 watt.

I.hihm-

-

-

?Iltc?rmall&i&iIGa (*CnV)

IlwndW
[.Jxtui-al convection

100 &m
400 fjm

17
17
17

the chip would be a suitable surface for handling. The ability
to handle a wide variety of chip sizes with an equally wide
variety of carrier sizes with standard pick and place tooling
needed to be verified. Another requirement of the encapsulant
itself is that it does not warp the carrier due to contraction
or expansion during curing and cause seating problems of the
peripheral leads to the circuit card.

11. RESULTSAND DISCUSSION
A number of filled epoxies were evaluated as potential
encapsulants for the circuitry on ceramic chip carriers. Materials such as ScotchcastTM5239 and the C4 encapsulant

54
44
33

Tntemalw

_-

--

--

53
43
31

[4], [5] were applied to ceramic surfaces and subjected to
typical thermal cycling, 0°C to 100°C at 3 cyclesh or 40°C to 6OoC at 1 cycleh. Even though the CTE of the
filled epoxies was close to that of the ceramic carrier, the
resins either cracked or delaminated as a result of the thermal
cycling when applied to large surface areas, e.g. a 40 mm
square substrate. Additionally, if the epoxies adhered well
to the ceramic substrate, the shrinkage during cure caused
the ceramic to warp significantly, especially if the resin was
applied in a rather thick film.
Since the common thermally cured resins used in first level
packages were unsuitable as an encapsulant for large surface
areas, we changed our focus to softer, more pliable resins. We
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Ceramic quad flat pack cross section.

also emphasized UV curable materials since this rapid curing
process and the simple, small equipment needed provided
significant advantages for the manufacturing process line. A
number of UV curable resins that were developed as coatings
for optical fibers were evalual;ed as potential encapsulants
for ceramic chip carriers. These resins were evaluated for
ease of application, cure characteristics, coverage, and ability
to withstand the thermal cycling required of chip carrier
packages. Several of these materials, which were designed
to protect and adhere to silicon fibers, were rejected because
they were too viscous and would not flow to cover the chip
carrier or they were so thin that they flowed off the edge of the
carrier. The others that had the proper viscosity were easily
cured but not able to withstand the thermal cycling. Cracking
of the resin was observed, or delamination from the alumina
substrate, the epoxy at the chip edge, or the epoxy at the
carrier edge.
Because we were unable to find a commercial material that
met our needs, we experimented with blending a formulation
that would. We did not limit our search to any particular class
of materials but did establish some criteria that we recognized
as necessary or desirable for this application. The primary
function of the encapsulant is to provide environmental and
mechanical protection to the circuit lines on the substrate.
It must withstand the thermal cycling requirements of circuit
packaging components. It must also be ionically clean so as to
prevent corrosion of circuit lines or migration between lines.
It is also preferred that the material be insensitive to moisture.
As was stated earlier, an in-line apply and cure process is
preferred also since this leads to less product cost and more
efficient use of manufacturing floor space. The encapsulant
material should be inexpensive and should be stable at room
temperature for extended perio'ds of time.
We evaluated hundreds of combinations of oligomers,
monomers, and photoinitiators. The first phase of evaluation
involved the application process: was the viscosity correct,
could complete coverage be realized, and did the material cure
properly? Materials that met these criteria were then evaluated
by thermal cycling. If a candidate material also could withstand
the ship shock and ATC thermal cycling stresses without
cracking or delaminating from other package components,
then the encapsulant was tested for corrosion/migration
performance. Obviously, the encapsulant, or impurities in
the encapsulant, could not cause corrosion of the circuit
lines and subsequent open circuits or promote the formation

of conductive dendrites between lines and subsequent short
circuits. Of the hundreds of combinations. we found several
that satisfied all of our criteria. The best material, however is
the one that we are currently using on our manufacturing line.
This material is a simple solution of an acrylated urethane
oligomer, a monoacrylated monomer, and a free radical
generating photoinitiator [6]. The components are readily
blended, with heating, to form a solution that can be stored
at room temperature for several months. The material must
be protected from light, of course, since the curing reaction
is initiated by a photoactive material.
The urethane encapsulant is applied to a chip carrier surface
from a syringe and needle. The material will flow to cover
the ceramic surface at room temperature, but coverage can
be improved and hastened by warming the part. Once the
encapsulant is spread properly it is cured by exposure to UV
radiation. We used a conveyorized curing tool equipped with
a 600-W D lamp and a 300-W H lamp in series. The total
radiation dose is 6 J/cm2.
Samples of the encapsulant were prepared for mechanical
properties measurements by casting and curing a pancake and
then cutting out the appropriate test specimens. Since this
material is soft and pliable, accurate measurements are difficult
but representative room temperature properties are 1500 psi
for Young's modulus, 220 psi tensile strength, and 200%#
elongation. The themial expansion coefficient is approximately
100 ppm/"C below room temperature and 200 ppm/"C above
room temperature.
The adhesion of the encapsulant to materials that are present
on ceramic chip carriers was characterized with lap shear measurements. The shear strength values are 580 psi to chromium,
580 psi to gold, 550 psi to alumina, and 200 psi to silicon.
The ionic cleanliness of the cured encapsulant was measured by ion chromatography. Chloride and sodium ions were
detected at 1 ppm and 4 ppm, respectively. Sulfate ion was
measured at I O ppm.
The moisture content of the cured encapsulant was measured
by gas chromatography. The material contains 0.04%#moisture,
after storage at ambient conditions. The moisture absorption
tendency was assessed by measuring the moisture content of
material that was exposed to 130°C, 80% relative humidity
conditions for 96 h. The moisture content rose to 0.08%.
The encapsulant was qualified for use on the C4 Flatpack,
SMT packages. Schematic drawings of this package are shown
in Figs. 1 and 2 [ 7 ] . The stress conditions that were imposed
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THERMAL PERFORMANCE OF

TABLE V
c4 FLATPACK
MODULES.COMPARISON OF CERAMIC

CAPPED

MODULES
AND

URETHANE ENCAPSULATED

MODULES.

_ _ _ _ _ _ _ _ _ ~

40 mm Cd Flatpack Module, 12.7 IULU chip, 1 watt.

(OC/W)

NWIal convection
100 &m
400 @m

S

l

. .. l.

IllkmlW

IukrudTplal

7.2
7.1
70

--

30

--

22

--

17

W

29

21
16

W

Theran1 BesistanCf:(OCAV)
rIlkmd332hl

Natural convection
100 Q m

400 @m

0.6

0.6
0.6

for this qualification are shown in Table I. The results of
this qualification are shown in Table 11. As a part of this
qualification the modules were attached to circuit cards using
a two-pass IR reflow card assembly process. The ability to
pick and place the modules using the back side of the chip
was confirmed as a part of this work. A wide range of chip
sizes, from 2 mm to 13 mm, have been handled successfully.
We also demonstrated the marking capability during the
above qualification. Part marking was accomplished with
several UV curable inks. The ink was applied directly to the
urethane encapsulant surface with a silicon pad printer and
cured with the UV curve tool. The resulting marking met
all the permanence tests and survived all the qualification
stressing.
Some of the hardware in the qualification stressing had
heatsinks attached directly to the backside of the chip. The
heatsinks were attached to the chip after the module was
attached to the circuit card. The adhesive used was a flexible,
filled epoxy material. The stability of the adhesive bond was
assessed during the qualification. These data are shown in
Table 111. The overall performance of this adhesive for heatsink
attach applications was demonstrated previously [8].
The urethane encapsulant has also been qualified on PGA
chip carriers, both MC and MCP. Similar stressing was carried
out for these PGA packages as was done for the C4 Flatpack
with equally good results.

26
19

13

IIlmdm
0.7

26

0.7
0.7

19
12

The thermal performance of packages using a ceramic
cap is compared to packages encapsulated with the urethane
encapsulant in Tables IV and V. Both a 40-mm package with a
12.7-mm chip and a 24-mm package with a 4.7-mm chip were
built and characterized. The unenhanced capped module is
compared to the encapsulated module with the back side of the
chip exposed. The capped module with thermal grease between
the chip back side and the underside of the cap is compared to
the encapsulated module with a heat spreader plate adhesively
bonded to the chip back side. The third comparison is of
a capped module with grease and a bonded heatsink to an
encapsulated module with a bonded heatsink. As can be seen in
the tables, the internal resistance of the encapsulated modules
is equivalent or better than that of the capped module. The
total thermal resistance of the capped package is about the
same as in the encapsulated package.
111. CONCLUSION

A new UV curable urethane encapsulant has been qualified
for use on ceramic chip carriers. This inexpensive material is
cured with a simple in-line manufacturing tool. The package
with this new encapsulant meets the reliability requirements
for typical chip applications and is compatible with the normal package handling and assembly operations. The thermal
performance of this package meets or exceeds the previous
design.
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